Synopsys RedHawk Analysis Fusion 2025.06 Linux64

RedHawk Analysis Fusion integration with IC Compiler II™ and Fusion Compiler™ introduces in-design power integrity analysis and fixing capabilities in designers’ flows offering signoff accuracy results during the physical design step. Designed to help block-level and top-level engineers converge on their challenging power integrity requirements, the industry’s most used RedHawk signoff engines are leveraged to enable physical designers to analyze and modify their design all within the same environment.

Key Benefits

• Integrated Environment: IC Compiler II and Fusion Compiler with RedHawk Analysis Fusion provide an integrated environment created for physical designers to do in-design rail analysis and repair
• Common Features: Includes common analysis features such as connectivity checks and static and dynamic analysis coverage, with and without vector
• Automated Fixing: Leverages automatic in-design rail fixing capabilities including PG augmentation and missing via insertion
• User Friendly: Easy-to-learn, easy-to-use
• Manual Reduction: Reduces the pains related to manually translating results from rail analysis and applying fixes in physical design through RedHawk Analysis Fusion automatic setup
• Efficient Scheduling: Run early-and-often to reduce overall schedule time and iterations
• Rapid Visualization: Quickly visualize IR drop maps in the implementation cockpit and do immediate what-if analysis for accelerated debugging
• Complete Powerflow: Delivers a complete power flow, compliments your signoff power integrity tool