EDA Page 6
Electrical & Power Engineering softwares.
Synopsys 3DIC Compiler, a unified exploration-to-signoff platform, delivers the highest levels of design efficiency for capacity and performance. It leverages a common data-model to integrate design, die-to-die routing, native system analysis, verification, and signoff in a single environment. Synopsys 3DSO.ai, industry’s first autonomous AI optimization solution for 2.5D and 3D heterogeneous design and integration, seamlessly integrates with 3DIC Compiler to maximize system performance and quality of results at a rapid pace for thermal integrity, signal integrity, and power network design. Ensuring system technology co-optimization (STCO), Synopsys 3DIC Compiler is certified by all foundries and leveraged successfully by customers in dozens of designs. Key Benefits Unmatched Scalability System-of-chips integration over hundreds of billions of transistors High Productivity Fast exploration and design...
Custom WaveView™ ADV provides a complete transistorlevel analysis and debugging environment for pre-processing and post-processing SPICE and FastSPICE simulations. Custom WaveView ADV is integrated with Synopsys’ HSPICE®, FineSim® and CustomSim™ to streamline the debugging and analysis process for SPICE and FastSPICE simulation and increase design productivity. The combination of Custom WaveView ADV with Synopsys circuit simulators provides design teams with a high-performance,productive simulation debug and analysis environment for complex SoC design. Synopsys Custom WaveView ADV 2024.09 Win/Linux64 Tested Picture Custom WaveView ADV is a netlist-based debugging environment for SPICE and FastSPICE simulators such as HSPICE, FineSim and CustomSim. Custom WaveView ADV is also tightly integrated with Custom WaveView, enabling waveform cross-probing. Together, these tools aid designers in rapidly performing customized...
The Synopsys Custom Compiler™ design environment is a modern solution for full-custom analog, custom digital, and mixed-signal IC design. As the heart of the Synopsys Custom Design Family Custom Compiler provides design entry, simulation management and analysis, and custom layout editing features. It delivers industry-leading productivity, performance, and ease-of-use while remaining easy to adopt for users of legacy tools. Synopsys Custom Compiler 2023.12-SP1 Linux64 Tested Picture The Custom Compiler design environment includes features for mixed-signal design entry, design debug, simulation management, analysis, and reporting. For layout, Custom Compiler provides fast and user-friendly polygon editing features and boosts productivity with its pioneering visually-assisted automation flow. Visually assisted automation is an innovative approach that delivers 2-10X better layout productivity—especially for difficult FinFET-based...
Synopsys OptSim allows users to design and simulate current and next generation optical communication systems at the signal propagation level. Synopsys RSoft Photonic Device Tools 2024.09 Tested Picture These advanced tools enhance and accelerate user-modeling capabilities and provide real field design scenarios using extensive industry specifications. Our users include optical component and equipment manufacturers, system integrators, service providers, as well as government labs and academic institutions. Whether you are interested in maximizing performance, minimizing costs, reducing time to market, fast prototyping, or analyzing multiple “what-if” scenarios for optical communication systems, these tools will become an inseparable partner and the secret of your success. Optical Communication Synopsys OptSim is an award-winning software tool for the design and simulation of optical communication...
S-Litho represents advanced lithography simulation for semiconductor device manufacturing process development and optimization. It covers a wide range of applications in proximity printing, optical, immersion, extreme ultraviolet (EUV), and electron beam (e-beam) lithography. Process-limiting effects within the imaging system of an exposure tool can be thoroughly analyzed, taking the impact of mask and substrate topography on photoresist patterning into account. Interfacing S-Litho with Synopsys TCAD tools allows a seamless modeling of complex integration techniques such as double-patterning. The link between S-Litho and Synopsys Proteus mask synthesis applications accelerates the generation and validation of optical proximity correction (OPC) models and improves process robustness. Synopsys S-Litho 2024.06 Win/Linux64 Tested Picture S-Litho provides a comprehensive set of features to predict the outcome of...
The Tweaker solution is the first and only complete ECO Platform with flexible flow control and integrated GUI, which handles all challenging capacity and complexity issues within ECO framework in a single machine. Everything is incremental As an ECO tool, Tweaker optimizes a design incrementally and locally, with minimal impact to the existing performance. In all of the ECO fixing operations, Tweaker only focuses on only critical portions of a design, known as the “ECO Domain”. For this reason, Tweaker can handle large designs in a very short turn-around time. Tweaker ECO covers all sign-off scenarios Timing/power optimization tools require MMMC (Multi-Mode, Multi-Corner) support as a basic ECO feature. Tweaker’s ECO-specific architecture takes the MMMC feature further by focusing only on the “ECO...
Sentaurus Process Explorer is a fast 3D process emulator used to identify and correct process integration issues during technology development. Synopsys Sentaurus Process Explorer 2024.03 Linux64 Tested Picture Sentaurus Process Explorer produces highly realistic 3D representations of process structures using GDSII mask data and a process recipe as input. Sentaurus Process Explorer is linked to the Synopsys TCAD simulators, such as Raphael FX, to enable the high accuracy RC extraction in Design Technology Co-Optimization (DTCO) applications.
Tanner, part of Siemens EDA’s Custom IC design solution, is packed with new features and improvements. Further product details L-Edit IC L-Edit is a complete hierarchical physical layout tool with cross-probe to schematic, layout and LVS & full integration with Calibre.Read more S-Edit Increases productivity for complex IC design, links to analog mixed simulation and schematic driven layout .Read more Tanner Calibre® One DRC/LVS/xRC The Tanner-Calibre One IC verification suite is an integral part of the Tanner analog/mixed-signal (AMS) physical design environment, creating an easy path to the proven capabilities of Calibre verification tools.Read more Tanner Designer Tanner Designer helps teams easily track analog verification throughout the entire design cycle.Read more Tanner Digital Implementer Integrated, flexible digital synthesis and place...
Modelithics Qorvo GaN Library 24.5.4 for use with Keysight Technologies’ Advanced Design System (ADS) and Cadence AWR Design Environment®. This release is compatible with Keysight ADS 2022 – 2024 Update 2 and Cadence AWR Design Environment 16 and 17.3+. The Modelithics Qorvo GaN Library is backward compatible with previous Modelithics library releases. This latest version offers new models for Qorvo’s QPD1035 (40 W) and QPD1035L (40 W) discrete GaN-onSiC HEMTs. The QPD1035 and QPD1035L are 40 W devices with load-pull validation of 4, 5 and 6 GHz and a max frequency of 6 GHz. Both models are non-linear models and include temperature scaling. Also available with this release are two new embedding models for TGF2977-SM (5 W) and QPD1022 (10 W)...
PathWave RFIC Design (GoldenGate) 2024 includes new capabilities which includes new Fast Envelope algorithm, Krylov GPU acceleration, SystemVue VTB updated package, updated support for TMI, new circuit simulation models, improvements in Vrituoso Integration and usability improvements. Go beyond traditional RF simulation to design, analyze, and verify radio frequency integrated circuits (RFICs). Achieve confidence with steady-state and nonlinear solvers for design and verification. Wireless standard libraries accelerate the validation of complex RFICs. accurately model components on silicon chips optimize designs with sweeps and load-pull analysis simulate RF designs in the Cadence Virtuoso and Synopsys Custom Compiler environments increase performance using Monte Carlo and yield analysis assess EVM for the latest communication standards early in the design phase utilize the latest foundry...
