EDA Page 6

ALINT-PRO is a design verification solution for RTL code written in VHDL, Verilog, and SystemVerilog, which is focused on verifying coding style and naming conventions, RTL and post-synthesis simulation mismatches, smooth and optimal synthesis, correct FSM descriptions, avoiding problems on further design stages, clocks and reset tree issues, CDC, RDC, DFT, and coding for portability and reuse. The solution performs static analysis based on RTL and SDC™ source files uncovering critical design issues early in the design cycle, which in turn reduces design signoff time dramatically. Running ALINT-PRO before the RTL simulation and logic synthesis phases prevents design issues spreading into the downstream stages of design flow and reduces the number of iterations required to finish the design. Single Framework...

Active-HDL is a Windows based, integrated FPGA design creation and simulation solution for team-based environments. Active-HDL’s integrated design environment (IDE) includes a full HDL and graphical design tool suite and RTL/gate-level mixed-language simulator for rapid deployment and verification of FPGA designs. The design flow manager evokes 200+ EDA and FPGA tools, during design entry, simulation, synthesis and implementation flows and allows teams to remain within one common platform during the entire FPGA development process. Active-HDL supports industry leading FPGA devices from AMD, Intel, Lattice, Microchip, Quicklogic and more. Top Features and Benefits Project Management Unified Team-based Design Management maintains uniformity across local or remote teams Configurable FPGA/EDA Flow Manager interfaces with 200+ vendors tools allows teams to remain on one...

IC Validator WorkBench (ICVWB) is a powerful, high-performance, hierarchical layout visualization and analysis tool. It allows quick viewing and editing GDSII, OASIS®, and LEF/DEF layouts from small IP blocks to full-chip databases. In addition, ICVWB enables you to easily visualize and access the layout data being examined by the IC Validator (ICV) physical verification tool suite and review physical verification results. Building from the earlier IC WorkBench Edit/View Plus (ICWBEV) product, ICVWB refines the application for physical verification designers. Synopsys IC Validator Workbench 2023.09 Linux64 Tested Picture Benefits   Quickly opens large GDSII, OASIS, and LEF/DEF files with low memory overhead.  Additionally, cache files can drastically decrease the time for subsequent sessions Opens Optimized OASIS files instantly Provides easy debugging of...

Precision offers vendor-independent FPGA synthesis. It provides best-in-class performance and area, high-reliability design capabilities and tight links to simulation and formal equivalency checking. Siemens offers three unique FPGA synthesis solutions – Precision Hi-Rel, Precision RTL Plus and Precision RTL. Precision’s products are tightly integrated with Siemens’ FormalPro LEC for equivalency checking and HDL Designer for design capture and design verification using ModelSim/Questa. Precision RTL Precision RTL, Siemens entry-level FPGA synthesis product, offers best-in-class quality of results with a vendor-independent FPGA synthesis solution. Precision RTL Plus Precision RTL Plus, adds DO-254 certification utilities for mil-aero applications, on-chip debug and validation and resource optimization for DSPs and RAMs. Precision Hi-Rel Precision Hi-Rel, enhances Precision RTL Plus with automated mitigation of SEUs/SETs in...

Cadence Verisium Manager automates end-to-end management of complex verification projects from planning to closure. Verisium Manager tightly integrates with the Cadence Verisium Artificial Intelligence (AI)-Driven Verification Platform, leveraging big data and AI to reduce silicon bugs and accelerate time to market. It is built on the Cadence.AI Generative AI Platform, providing the best multi-engine, multi-run, multi-user, and multi-site verification management capabilities. Cadence Verisium Manager 23.09 Linux Tested Picture Key Benefits Industry-Leading Test Suite Management, Verification Planning, and Coverage Closure Increases Predictability and Quality Build verification plans and close coverage across multiple engines to provide the clearest, most up-to-date view of verification progress Improves Farm Efficiency AI-driven test suite and compute resource optimization improve farm efficiency Enhances Productivity Intuitive planning, analysis,...

SmartCtrl is thrilled to announce the arrival of its latest version – SmartCtrl 2024.1! Packed with new features. Discover a more intuitive and efficient control system that sets new standards in control technology. PSC SmartCtrl 2024.1 Tested Picture New AC-DC converter topology: Three-Phase PFC Boost Converter. Two different control structures are fully supported: 🔺 Alpha-Beta control 🔺 DQ control Two main filter types can be selected: 🔺 L Filter 🔺 LCL Filter In the case of the LCL Filter, active damping or passive damping can be chosen. Proportional-Resonant compensator can be tuned for alpha-beta control structure. The control loop of two different Phase-Locked Loop (PLL) can be tuned: 🔺 Synchronous Reference Frame PLL (SRFPLL) 🔺 Quadrature Signal Generator – Synchronous Reference Frame PLL (QSG-SRFPLL) Four widely used EMI...

Altair Flux models even the most complex electromechanical systems with proven accuracy. It provides multiphysics capabilities – magneto static, steady-state, and transient conditions, along with electrical and thermal properties – to optimize machine performance, efficiency, dimensions, cost, and weight, and it is used to develop sensors and actuators, in addition to high-power electrical equipment including transformers, insulator, power bars, and circuit breakers. Altair Flux & FluxMotor 2023.1 Linux64 Tested Picture Flux is used widely across multiple industries such as transportation, electrical equipment, and consumer goods to develop more efficient electrical systems with higher levels of connectivity. Flux addresses the broadest set of electromagnetic, electric, and thermal simulations, and is closely linked to Altair global solutions for multidisciplinary design exploration and...

GateVision PRO is the third generation of graphical, gate-level netlist analyzers and viewers from Concept Engineering. Completely rewritten to run on modern 64bit platforms to handle the largest designs and SoCs, GateVision PRO provides a range of powerful debug and comprehension capabilities. These include intuitive design navigation, netlist viewing, waveform viewing, logic cone extraction, interactive logic cone viewing for netlist debugging and design documentation. Ultra-Fast Netlist Viewer – GateVision PRO is a high-performance and capacity gate-level debugger and viewer that can read and process the largest Verilog, EDIF and LEF/DEF netlists. GateVision PRO fits seamlessly into any design environment. Schematics are generated on the fly and the intuitive GUI lets the designer incrementally and easily navigate through the largest netlist files....

SpiceVision PRO takes SPICE netlists and models and generates clean, easy-to-read transistor-level schematics, circuit fragments, and design documentation to speed up circuit design, debug, and optimization at the transistor-level. SPICE circuits and models are the common currency of the EDA world. They are generated by many EDA tools and provide a description of the circuit at the lowest component abstraction level, the transistors, capacitors, resistors and even the interconnect that make up an IC or IP components. But for all but the most of trivial designs, SPICE files are very difficult to read and understand. SpiceVision PRO automatically generates visual circuit schematics, accelerates debug and helps to solve design problems in Digital Circuits, Mixed-Signal ASICs, Analog Circuits, Printed Circuit Boards and...

RTLvision PRO simplifies the visualization of large RTL designs, including third party IP and reused blocks. Using Concept’s award winning visualization technology, the tool provides the unique and effective graphical rendering of RTL code structures, allowing engineers to quickly appreciate design functionality. Supporting SystemVerilog, VHDL and Verilog, RTLvision PRO comes complete with a range of debug views such as a powerful waveform display, an interactive cone of influence window, and other displays for a complete, 360° picture of the device.  Mixed-HDL IP comprehension using Concept’s unique, leading RTL visualization approach, makes complex SoC functionality crystal clear  Advanced debug options, including waveform signal analysis, interactive logic cone and other specialized views, allow efficient bug eradication  Specialized SoC tools such as clock tree...